

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS P O Box 1430 Alexandra, Virginia 22313-1450 www.wepto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/813,226	03/30/2004	Hooman Honary	P18381	3860
45445 7590 0.5/27/2009 LeMOINE PATENT SERVICES, PLLC			EXAMINER	
C/O CPA GLOBAL			CHAN, SAI MING	
P. O. BOX 52050 MINNEAPOLIS, MN 55402			ART UNIT	PAPER NUMBER
			2416	
			MAIL DATE	DELIVERY MODE
			05/27/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Application No. Applicant(s) 10/813,226 HONARY ET AL. Office Action Summary Examiner Art Unit SAI-MING CHAN 2416 -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS. WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on 16 February 2009. 2a) This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) Claim(s) 6-20.22-27.29 and 30 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) _____ is/are allowed. 6) Claim(s) 6-20,22-27,29 and 30 is/are rejected. 7) Claim(s) _____ is/are objected to. 8) Claim(s) _____ are subject to restriction and/or election requirement. Application Papers 9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are; a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abevance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: Certified copies of the priority documents have been received. Certified copies of the priority documents have been received in Application No. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s) 1) M Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Reviews of Patent Drawing Reviews of Paper No(s)/Mail Date Paper No(s)/Mail Date	w (PTO-948) Paper	riew Summary (PTO-413) r No(s)/Mail Date. e of Informat Patent Application
I.S. Patent and Trademark Office	Office Action Summary	Part of Paner No /Mail Date 20090519

Art Unit: 2416

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- Resolving the level of ordinary skill in the pertinent art.
 Considering objective evidence present in the application inc
- 4. Considering objective evidence present in the application indicating

obviousness or nonobviousness.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to

Art Unit: 2416

consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 6-13, 15, 17-24, 27, and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gonzalez et al. (U.S. Patent Publication #20040250046), in view of Leyonhjelm et al. (U.S. Patent #6973135).

Consider **claim 6, 9, 17, 20 and 27**, Gonzalez et al. clearly disclose and show a method comprising configuring a plurality of processing elements (fig. 1 (PEs), paragraph 32) within a heterogeneous configurable circuit (paragraph 0033 (heterogeneous array)) to demultiplex a data stream (fig. 9 ((mux/demux) 912, 914) at a data rate (fig. 9 ((mux/demux) 912), paragraph 0087 (the MUX rate at 918)), operate on portions of the data stream in parallel (paragraph 0063 (in parallel)) at a second data rate (fig. 9 (914 or 916), paragraph 0087 (914 and 916 is after the DEMUX)) less than the first data rate (fig. 9 (914 or 916), paragraph 0087 (Examiner notes the MUX speed at 918 is higher than the DEMUX rate of 914 or 916))), and multiplex results to a second data stream (fig. 9 (938), paragraph 0087 (MUX)) at the first data rate (fig. 9 (938), paragraph 0087 (the MUX rate at 938)).

However, Gonzalez et al. do not specifically disclose overlapping segments.

In the same field of endeavor, Leyonhjelm et al. clearly show overlapping segments (col. 17. lines 30-42 (overlap the consecutive blocks)).

Art Unit: 2416

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of invention to incorporate a method of plurality of processing elements, as taught by Gonzalez et al., and demonstrate the overlapping segments, as taught by Leyonhjelm et al., so that blocks can be combined (col. 17, lines 30-42).

Consider claim 7, and as applied to claim 6 above, Gonzalez et al. clearly disclose and show a method as described.

However, Gonzalez et al. do not specifically disclose overlapping segments comprising data packets.

In the same field of endeavor, Leyonhjelm et al. clearly show overlapping segments (col. 17, lines 30-42) comprising data packets (col. 16, lines 8-12 (data streams)).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of invention to incorporate a method of plurality of processing elements, as taught by Gonzalez et al., and demonstrate the overlapping segments, as taught by Leyonhjelm et al., so that packets can be routed efficiently.

Consider claim 8, and as applied to claim 7 above, Gonzalez et al. clearly disclose and show a method wherein configuring at least one programmable element comprises configuring the at least one programmable element (fig. 9 (942 (mux/demux),

Art Unit: 2416

paragraph 0084; 916(AIM), paragraph 0086) to route data packets to a plurality of processing elements capable of filtering data (fig. 8, paragraph 0081 (bundling)).

Consider claim 10, and as applied to claim 9 above, Gonzalez et al. clearly disclose and show a method wherein configuring the heterogeneous configurable device to demultiplex a packet-based input stream comprises configuring a programmable element that is coupled to routers (fig. 1(150s(154 (processor network switch))), paragraph 0034) in a row and column arrangement (fig. 1).

Consider claim 11, and as applied to claim 9 above, Gonzalez et al. clearly disclose and show a method wherein configuring the heterogeneous configurable device to route the plurality of separate data streams (fig. 9 (912 (mux/demux))) comprises configuring a programmable element that is coupled to routers (fig. 1 (154s), paragraph 0034) in a row and column arrangement (fig. 1).

Consider claim 12, and as applied to claim 9 above, Gonzalez et al. clearly disclose and show a method wherein configuring the heterogeneous configurable device to multiplex output packets from processing elements in parallel (paragraph 0063 (in parallel)) comprises configuring a programmable element that is coupled to routers (fig. 1 (154s), paragraph 0034) in a row and column arrangement (fig. 1).

Art Unit: 2416

Consider claim 13, and as applied to claim 9 above, claim 18, and as applied to claim 17 above, claim 19, and as applied to claim 18 above, claim 28, and as applied to claim 27 above

Gonzalez et al. clearly disclose and show a method wherein configuring the heterogeneous configurable device to route the plurality of separate data streams (fig. 9 (912 (mux/demux))) comprises configuring a programmable element to route the separate data streams to a plurality of processing elements (fig. 8 (800-804)) capable of filtering data (fig. 8, paragraph 0081 (bundling)).

Consider claim 15, and as applied to claim 13 above,

claim 30, and as applied to claim 27 above

Gonzalez et al. clearly disclose and show a method as described.

However, Gonzalez et al. do not specifically disclose FIR as a filtering function.

In the same field of endeavor, Agee et al. clearly show FIR as a filtering function (paragraph 0120 (FIR)).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of invention to incorporate a method of plurality of processing elements, as taught by Gonzalez et al., and demonstrate the FIR, as taught by Khan et al., so that packets can be routed efficiently.

Art Unit: 2416

Consider claim 21, and as applied to claim 20 above,
claim 22, and as applied to claim 21 above,
claim 23, and as applied to claim 20 above,
claim 24, and as applied to claim 23 above
Gonzalez et al. clearly disclose and show a method wherein configuring the
heterogeneous configurable device to route the plurality of separate data streams (fig. 9

(912 (mux/demux))) comprises configuring a programmable element to route the separate data streams to a plurality of processing elements (fig. 8 (800-804)) capable of filtering data (fig. 8, paragraph 0081 (bundling)).

However, Gonzalez et al. do not specifically disclose overlapping sub-streams.

In the same field of endeavor, Leyonhjelm et al. clearly show overlapping substreams (col. 16, lines 8-12 (data streams), col. 17, lines 30-42 (overlap the consecutive blocks)).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of invention to incorporate a method of plurality of processing elements, as taught by Gonzalez et al., and demonstrate the overlapping segments, as taught by Leyonhjelm et al., so that packets can be routed efficiently.

Claims 14, 16 and 29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gonzalez et al. (U.S. Patent Publication #20040250046), in view of Leyonhjelm et al. (U.S. Patent #6973135), and in view of Agee et al. (U.S.

Art Unit: 2416

Patent Publication #20040095907).

Consider claim 14, and as applied to claim 13 above,

claim 29, and as applied to claim 27 above

Gonzalez et al. clearly disclose and show a method as described.

However, Gonzalez et al. do not specifically disclose FFT as a filtering function.

In the same field of endeavor, Agee et al. clearly show FFT as a filtering function (fig. 35, paragraph 228 (FFT algorithm)).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of invention to incorporate a method of plurality of processing elements, as taught by Gonzalez et al., and demonstrate the FFT, as taught by Agee et al., so that packets can be routed efficiently.

Consider claim 16, and as applied to claim 9 above, Gonzalez et al. clearly disclose and show a method as described.

However, Gonzalez et al. do not specifically disclose the implementation of viterbi decoder.

In the same field of endeavor, Agee et al. clearly show processing elements are capable of implementing a Viterbi decoder (paragraph 0501(viterbi algorithm)).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of invention to incorporate a method of plurality of processing elements, as

Art Unit: 2416

taught by Gonzalez et al., and demonstrate the viterbi decoder, as taught by Agee et al., so that packets can be routed efficiently.

Claims 25 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gonzalez et al. (U.S. Patent Publication #20040250046), in view of Leyonhjelm et al. (U.S. Patent #6973135), and in view of Snyder (U.S. Patent Publication #20050138323).

Consider claim 25, and as applied to claim 20 above,

claim 26, and as applied to claim 25 above

Gonzalez et al. clearly disclose and show a method as described.

However, Gonzalez et al. do not specifically disclose processing elements with micro-coded filter.

In the same field of endeavor, Snyder clearly show processing elements with micro-coded filter (paragraph 0027 (MCA filter)).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of invention to incorporate a method of plurality of processing elements, as taught by Gonzalez et al., and demonstrate MCA filter, as taught by Snyder, so that packets can be routed efficiently.

Art Unit: 2416

Response to Arguments

Applicant's arguments filed on 2/16/2009, with respect to claims 6, 9, 17, 20 and 27, on pages 7-8 of the remarks, have been carefully considered.

In the present application, Applicants basically argue that Gonzales et al. do not teach or suggest the new limitation "operating the parallel PEs at a lower data rate". The Examiner respectively disagree with the Applicant's argument because in the Gonzales reference, data are passed to the PEs after the DEMUX (fig. 9 (914 or 916), paragraph 0087 (DEMUX speed of 914 or 916))). The data rate after the DEMUX is lower than the MUX data rate. As a result, Gonzales et al. do teach "operating the parallel PEs at a lower data rate".

Therefore, in view of the above reasons, Examiner maintains rejections.

Conclusion

 THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

Art Unit: 2416

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any response to this Office Action should be faxed to (571) 273-8300 or mailed

to:

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Hand-delivered responses should be brought to

Customer Service Window Randolph Building 401 Dulany Street Alexandria, VA 22314

Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Sai-Ming Chan whose telephone number is (571) 270-1769. The Examiner can normally be reached on Monday-Thursday from 8:30am to 5:00pm.

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Seema Rao can be reached on (571) 272-3174. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Art Unit: 2416

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free) or 571-272-4100.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist/customer service whose telephone number is (571) 272-2600.

/Sai-Ming Chan/

Examiner, Art Unit 2416

May 19, 2009

/Seema S. Rao/ Supervisory Patent Examiner, Art Unit 2416